The gated clock IS the output of the And gate. One and the same. So again this will cause a reset on each transition of the (gated) clock, and no division will occur.