Thank you. There are constant architectural changes as I encounter challenges but it's definitely progressing. I decided to move more logic to the module itself to reduce network traffic, allow randomisation and "inter-modulation" in the future. The HW is also being redesigned to be much less HP.
Another small demo: