Thread: FPB 1U Clock Divider
The gated clock IS the output of the And gate. One and the same. So again this will cause a reset on each transition of the (gated) clock, and no division will occur.
-- jamos
I think Random is right and you're conflating the patch example with the normalled functionality. The webpage isn't laid out very well.